International Journal of Advance Computational Engineering and Networking (IJACEN)
.
Follow Us On :
current issues
Volume-9,Issue-10  ( Oct, 2021 )
Past issues
  1. Volume-9,Issue-9  ( Sep, 2021 )
  2. Volume-9,Issue-8  ( Aug, 2021 )
  3. Volume-9,Issue-7  ( Jul, 2021 )
  4. Volume-9,Issue-6  ( Jun, 2021 )
  5. Volume-9,Issue-5  ( May, 2021 )
  6. Volume-9,Issue-4  ( Apr, 2021 )
  7. Volume-9,Issue-3  ( Mar, 2021 )
  8. Volume-9,Issue-2  ( Feb, 2021 )
  9. Volume-9,Issue-1  ( Jan, 2021 )
  10. Volume-8,Issue-12  ( Dec, 2020 )

Statistics report
Jan. 2022
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 106
Paper Published : 1337
No. of Authors : 3376
  Journal Paper


Paper Title :
FPGA Implementation For Real Time Sobel Edge Detector Block Using 3-Line Buffers

Author :Ronnie O. Serfa Juan, Chan Su Park, Hi Seok Kim, Hyeong Woo Cha

Article Citation :Ronnie O. Serfa Juan ,Chan Su Park ,Hi Seok Kim ,Hyeong Woo Cha , (2016 ) " FPGA Implementation For Real Time Sobel Edge Detector Block Using 3-Line Buffers " , International Journal of Advance Computational Engineering and Networking (IJACEN) , pp. 6-11, Volume-4,Issue-1

Abstract : In this Paper, an efficient method of FPGA based design and implementation of Sobel Edge detector block using 3-Line buffers is presented. The FPGA provides the proper and sufficient hardware for image processing algorithms with flexibility to support Sobel edge detection algorithm. A pipe-lined method is used to implement the edge detector. The proposed Sobel edge detection operator is a model using Finite State Machine which executes a matrix mask operation to determine the level of edge intensity through different pixels on an image. This approach is useful to improve the system performance by taking advantage of efficient look up tables, flip-flop resources on target device. The proposed Sobel detector using 3-line buffers is synthesized with Xilinx ISE 14.2 and implemented on Virtex II xc2vp-30-7-FF896 FPGA device. The proposed edge detector shows good performance of edge detection with the following results; resource of utilization, obtained a 238.687 MHz on maximum clock frequency, and using MATLAB software; it shows better PSNR results in terms of 3-Line buffers utilization. Index Terms—FPGA, Sobel Edge Detector, Sobel Mask, 3-Line Buffer

Type : Research paper

Published : Volume-4,Issue-1


DOIONLINE NO - IJACEN-IRAJ-DOIONLINE-3724   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 126
| Published on 2016-01-30
   
   
IRAJ Other Journals
IJACEN updates
Paper Submission is open now for upcoming Issue.
The Conference World

JOURNAL SUPPORTED BY