International Journal of Advance Computational Engineering and Networking (IJACEN)
.
Follow Us On :
current issues
Volume-10,Issue-3  ( Mar, 2022 )
Past issues
  1. Volume-10,Issue-2  ( Feb, 2022 )
  2. Volume-10,Issue-1  ( Jan, 2022 )
  3. Volume-9,Issue-12  ( Dec, 2021 )
  4. Volume-9,Issue-11  ( Nov, 2021 )
  5. Volume-9,Issue-10  ( Oct, 2021 )
  6. Volume-9,Issue-9  ( Sep, 2021 )
  7. Volume-9,Issue-8  ( Aug, 2021 )
  8. Volume-9,Issue-7  ( Jul, 2021 )
  9. Volume-9,Issue-6  ( Jun, 2021 )
  10. Volume-9,Issue-5  ( May, 2021 )

Statistics report
May. 2022
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 111
Paper Published : 1360
No. of Authors : 3436
  Journal Paper


Paper Title :
Performance Analysis of Clock Distribution Networks for Application in System on Chip

Author :Abhinav Boddupalli

Article Citation :Abhinav Boddupalli , (2018 ) " Performance Analysis of Clock Distribution Networks for Application in System on Chip " , International Journal of Advance Computational Engineering and Networking (IJACEN) , pp. 64-73, Volume-6, Issue-2

Abstract : In synchronous digital systems, a clock is defined as the periodic synchronization signal used as a time reference for data transfers. This clock signal must be available at each flip flop, latch, counter etc. of an integrated circuit so that these elements may perform synchronized functions. This synchronization is done with the help of Clock distribution networks and hence they are an important part of synchronous circuits. This clock distribution networks significance is such that it finds applications in systems ranging in size from medium scale circuits to large multimillion transistor microprocessors and ultra-high-speed computers fully utilize this synchronous operation. Despite significant advances in the last decade, modern clock distribution faces practical design problems as well as performance limitations thus necessitating a high efficient clock networks for reliable operation of Integrated circuits. This paper makes use of LT spice XVII in designing the schematics and simulation of different categories clock distribution networks. Keywords - Clock distribution network, System-on-chip (SoC), clock skew, clock jitter, Buffers, Tree, Grid.

Type : Research paper

Published : Volume-6, Issue-2


DOIONLINE NO - IJACEN-IRAJ-DOIONLINE-11215   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 52
| Published on 2018-04-12
   
   
IRAJ Other Journals
IJACEN updates
Paper Submission is open now for upcoming Issue.
The Conference World

JOURNAL SUPPORTED BY